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 
Abstract—We introduce a deep-recessed gate architecture in β-
Ga2O3 delta-doped field effect transistors for improvement in 
DC-RF dispersion and breakdown properties. The device design 
incorporates an unintentionally doped β-Ga2O3 layer as the 
passivation dielectric. To fabricate the device, the deep-recess 
geometry was developed using BCl3 plasma based etching at ~5 
W RIE to ensure minimal plasma damage. Etch damage incurred 
with plasma etching was mitigated by annealing in vacuum at 
temperatures above 600 °C. A gate-connected field-plate edge 
termination was implemented for efficient field management. 
Negligible surface dispersion with lower knee-walkout at high 
VDS, and better breakdown characteristics compared to their 
unpassivated counterparts were achieved. A three terminal off-
state breakdown voltage of 315 V, corresponding to an average 
breakdown field of 2.3 MV/cm was measured. The device 
breakdown was limited by the field-plate/passivation edge and 
presents scope for further improvement. This demonstration of 
epitaxially passivated field effect transistors is a significant step 
for β-Ga2O3 technology since the structure simultaneously 
provides control of surface-related dispersion and excellent field 
management. 
 
Index Terms—-Ga2O3, delta-doping, epitaxial passivation, 
field-plate, deep recess, field management, DC-RF dispersion  
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I. INTRODUCTION 
URRENTLY, there is extensive interest for exploring β-
Ga2O3 (band gap ~ 4.6 eV) based devices for next 
generation high power switching [1], [2] and radio-frequency 
(RF) electronics [3], [4]. This is primarily driven by the 
availability of superior quality, large area monocrystalline β-
Ga2O3 bulk substrates with different orientations from low-
cost melt based methods [5]-[7], a feature distinctive to β-
Ga2O3 amongst all the wide band gap materials [8]. Besides, 
the ultra-wide band gap enables a high breakdown field (~8 
MV/cm) [9] which when combined with high saturation 
velocity (1-2x107 cm/s) [10], [11] and electron mobility (250-
350 cm2/Vs) [12], quantifies to one of the best figure of merits 
for power switching [13], [14] and amplification [15] amidst 
contemporary wide band gap materials. This widespread 
interest in β-Ga2O3 has prompted research groups to develop 
lateral and vertical transport devices in the form of Schottky 
barrier diodes [16]-[21] and field-effect transistors (FETs) 
[22]-[32] with excellent performance indices.  
Of the various lateral β-Ga2O3 based FETs demonstrated in 
literature, delta-doped FETs [4], [24], [33] were shown to 
manifest high sheet charge density at improved mobility, high 
ON-current density and unity current gain cut-off frequency 
besides appreciable breakdown characteristics at low ON-
resistance (RON). The efficacy of these lateral FETs is 
however, limited by the peak electric field at the drain-side 
edge of the gate, as in all lateral wide band gap transistor 
topologies [34]. The exposed semiconductor surface in the 
gate-drain access region is susceptible to this high field that 
lead to charge trapping in surface states, thereby resulting in 
DC-RF dispersion and dynamic RON degradation [35]- [36]. 
Although the presence of buffer traps also contribute to the 
process, charge trapping in surface states is argued to be the 
primary source of this degradation [35], [38]. For the rest of 
the paper, we refer to this degradation as dispersion. 
To realize delta-doped FETs with excellent performance, 
dispersion incurred by the presence of deep-level states in the 
buffer from semi-insulating Fe doped substrate was reduced 
by using thick buffer layers [33]. To mitigate the surface-
related dispersion for these FETs, passivation of the 
semiconductor surface is essential. Although silicon dioxide 
(SiO2) [26], [27], [37] and silicon nitride (SiNx) [32] have 
been investigated as passivation dielectrics on β-Ga2O3 FETs, 
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the semiconductor-dielectric interface is far from ideal as the 
dielectrics were deposited ex situ. On the other hand, epitaxial 
passivation, wherein the dielectric is grown in situ with the 
device epitaxial stack to function as the passivation layer 
could outperform the ex situ deposited dielectrics due to their 
improved interfacial properties. The phenomenon is further 
enhanced for a delta-doped FET with unintentionally doped 
(UID) β-Ga2O3 being used as the device cap as well as the 
epitaxial passivation layer since the design ensures the 
absence of a semiconductor-dielectric interface near regions of 
the device that experience the highest electric fields. 
Furthermore, the high dielectric permittivity of the β-Ga2O3 
passivation layer can enable superior breakdown 
characteristics when combined with optimal field-plate 
designs for field management. Indeed, epitaxial passivation 
previously investigated on gallium nitride high electron 
mobility transistors (GaN HEMTs) using UID GaN as the 
passivation dielectric demonstrated excellent dispersion and 
breakdown properties [39], [40]. 
This paper focuses on development of epitaxial passivation 
for β-Ga2O3 delta-doped FETs. Such a novel architecture 
would require etching of UID β-Ga2O3 underneath the gate to 
form a deep-recess pattern that differentiates the passivation 
layer from the cap layer. The deep-recess was patterned using 
BCl3 plasma based dry etching. Damage incurred by BCl3 
plasma during deep-recess was found to degrade two-terminal 
source-drain current characteristics. Hence, we investigated 
techniques to restore current density after deep-recess. With 
optimal plasma etch conditions alongside a damage recovery 
anneal step; the source-drain current was restored and field-
plated β-Ga2O3 delta-doped FETs with epitaxial passivation 
that exhibited negligible dispersion and enhanced breakdown 
characteristics were developed.     
II. DEVICE GROWTH AND FABRICATION DETAILS 
The epitaxial stack for the delta-doped FET was grown in 
an oxygen plasma assisted molecular beam epitaxy (PAMBE) 
chamber on (010) oriented Fe-doped β-Ga2O3 semi-insulating 
substrates commercially available from Tamura Corporation 
[41]. The growth was realized in a gallium-deficient regime 
with a growth rate ~3 nm/min. An O2 plasma power of 300 W, 
chamber pressure of ~1.5x10-5 Torr, gallium beam equivalent 
pressure (BEP) of ~8x10-8 Torr, and substrate temperature of 
700 °C were maintained during the growth. Before initiating 
the growth, the substrate was heated to 800 °C and a surface 
cleaning process using O2 plasma was carried out for 10 
minutes. The delta-doping profile was realized with Si as the 
dopant.To delta dope UID β-Ga2O3, the Si cell shutter was 
opened for 3 sec with cell temperature maintained at 900 °C 
without growth interruption. This specific combination of the 
shutter time and cell temperature was chosen to target charge 
density ~1013 cm-2.  Prior to setting the Si cell to the desired 
temperature, the cell was heated at 1150°C for 15 minutes to 
remove the residual oxide that forms on top of the Si target in 
the cell.  
The epitaxial structure (starting from the substrate) 
comprises a 450 nm UID β-Ga2O3 buffer, a Si delta-doped 
sheet, and 160 nm of UID β-Ga2O3 to function as the cap (40 
nm) plus the passivation layer (120 nm). A 2-D schematic of 
the device epitaxial stack that also portrays the final deep-
recessed design is shown in Fig. 1(a). The as-grown surface 
displayed a smooth morphology as measured using atom 
probe microcopy (AFM) with an rms roughness of 1.5 nm 
(Fig. 1(b)). To fabricate the device, source-drain ohmic 
contacts were first formed using a patterned regrowth process 
flow. In this process, a 500 nm thick sacrificial SiO2 layer was 
deposited on the as-grown sample in a plasma enhanced 
chemical vapor deposition (PECVD) chamber at 250 °C. 
Source and drain regions were then lithographically defined 
on the SiO2 layer. 470 nm of SiO2 underneath the defined 
region was etched using CF4/O2/Ar plasma based dry etch in a 
PlasmaTherm SLR 770 ICP-RIE system at 120 W RIE, 120 W 
ICP and a chamber pressure of 5 mTorr. The remaining 30 nm 
SiO2 was conformally etched in a diluted buffer oxide etchant 
(BOE) to expose the β-Ga2O3 surface. Using SiO2 as the hard 
mask, ~190 nm β-Ga2O3 underneath the pattern was etched to 
reach the delta-doping profile using BCl3 plasma in ICP-RIE 
(20 sccm BCl3, 30 W RIE, 200 W ICP, and 5 mTorr chamber 
pressure). Degenerately doped β-Ga2O3 with layer thickness 
~50 nm and a targeted doping density of ~1020 cm-3 was then 
regrown in these recessed regions using PAMBE. After 
growth, β-Ga2O3 that rests on top of the sacrificial oxide was 
lifted off by etching SiO2 in BOE. Following lift-off, n+-Ga2O3 
would exist only on the patterned source-drain contact regions. 
A Ti/Au (30nm/130nm) metal stack was then evaporated on 
the regrown contact regions, followed by N2 anneal at 470 °C 
for 1 minute to form the ohmic metal contact. Mesa isolation 
was performed using BCl3 plasma. To form the deep-recess 
pattern, UID β-Ga2O3 underneath the gate was etched using 
BCl3 plasma to segregate the passivation layer from the cap 
layer. The process incurred substantial plasma damage causing 
degradation of the two-terminal source-drain current. This 
etch induced damage was subsequently recovered by using a 
damage recovery anneal step which is discussed in detail in 
section III. Thereafter, formations of gate and field-plate 
terminals constituted the final fabrication step. The inherent 
nature of the deep-recess pattern allowed for a controlled 
misalignment of the gate mask (towards the drain) on top of 
the recessed area to simultaneously define the Schottky gate 
and the field-plate contact in the same lithography process. 
Fig. 1. (a) 2-D schematic of the fabricated deep-recessed delta-doped FET 
with UID β-Ga2O3 as the passivation layer grown in situ and a gate 
connected field-plate. (b) Atom force microscopy image of the as-grown β-
Ga2O3 surface.  
12 nm 
0 nm 
1 µm 
S 
 
 
D 
 
 
450 nm UID β-Ga2O3  buffer 
Fe- doped (010) β-Ga2O3 substrate 
Si - doping 
40 nm UID β-Ga2O3  cap 
  FP 
G  
 
 
 
120 nm 
Epitaxial UID β-Ga2O3  passivation 
n+  
β-Ga2O3 
(a) (b) 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE
 
With a gate mask misalignment of 0.4 µm that corresponds to 
the field-plate length (LFP), e-beam deposited 
nm/100 nm) was used to form the gate plus the field
metal contact. 
III. ETCH DAMAGE CONTROL
To define the passivation layer, 120 nm 
beneath the gate region was etched using BCl
ICP-RIE chamber. A chamber pressure of 5 mTorr, 20 sccm 
BCl3, 30 W RIE, and 200 W ICP (etch rate = 32 nm/min)
initially adopted as the etching parameters. A drastic reduction 
in the two terminal source-drain current density 
A/mm to ∼μA/mm) was observed after the recess
degradation was attributed to damage incurred
during the etch, also reported for (2ത01) β
other semiconductor technologies [43]-[45]
damage due to BCl3 plasma, a minimal plasma intensity of ~5 
W RIE (40 V DC bias) with no ICP power was used at a 
chamber pressure of 5 mTorr, and BCl3 flow of 20 sccm. The 
recipe resulted in an etch rate of ~2.7 nm/min.
plasma damage was anticipated for the recipe, 
degradation was still observed after the recess.
investigation revealed that the degradation was independent of
plasma power, chamber pressure and BCl3 flow rate. 
For (2ത01) β-Ga2O3 Schottky barrier diodes, Yang 
had observed that annealing at 400-450 °C for 10 minutes in 
an Ar ambient was effective towards passivating the 
incurred by the BCl3/Ar plasma. Therefore, 
source-drain current after recess, the etched devices
Fig. 2.  (a) Two terminal drain-source characteristics (IDS
deep-recessed and the vacuum annealed (after recess) 
recovery is plotted for VDS = 10 V in (b) for the vacuum annealed and RTA 
annealed (in N2 ambient) samples. Near complete recovery of 
achieved in vacuum.  
-10 0 10
-0.4
-0.2
0.0
0.2
0.4
 LSD = 1.8 mm 
   As grown
   After recess
   500 oC 
   600 oC 
   650 oC 
I D
S 
(A
/m
m
)
VDS (V)
0.0
0.2
0.0
0.2
I D
S 
(A
/m
m
) @
 V
D
S 
= 
10
 V
As grown Recess
Vacuum 
RTA/N2 
(a) (b) 
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initial current density could be recovered after anneal. 
Increasing the annealing temperature
showed a negligible increase in drain current
°C. Further increase in Tanneal to 500 
the Ti/Au ohmic contact. Similar results were also observed 
for anneal in Ar ambient. Since annealing at 
pressure in N2 or Ar ambient did not enable recovery of 
current density, we attempted vacuum 
of ~3.5x10−7 Torr for a longer duration
A typical two-terminal source-drain current profile for a 1.8 
µm source-drain separation for the sample as
recess and after annealing is shown in Fig. 2(a). 
vacuum was seen to enable higher T
of the ohmic contact. More than 90
density could be recovered at 600 
negligible increase in the current density 
revived current was seen to nearly 
°C. The vacuum anneal was also experimented on the recess
etches carried out with high RIE (30 W)
powers. However, only 50% of the total current density could 
be recovered. This implies that the current recovery index is a 
function of the plasma power, the anneal temperature and 
pressure. Further optimization is
recovery of the depleted current. The current recovery 
vacuum and N2 anneal is plotted for a 
voltage (VDS) of 10 V in Fig. 2(b).  
Hall measurements were carried out at room temperature 
before the deep-recess to estimate the she
Hall mobility of 73 cm2/Vs at a sheet charge density of 
1.2x1013 cm−2 was measured. Degradation in source
current after the recess (before anneal) was observed to be in 
agreement with reduction in the Hall sheet charge density 
from 1.2x1013 cm−2 to ∼1010 cm−2. To qualitatively understand 
this phenomenon of charge degradation with recess, 
photoluminescence (PL) measurements were carried out
an excitation laser wavelength of 232 nm
bare Fe doped β-Ga2O3 substrate, the as
epitaxial stack, the stack after recess and after anneal are 
plotted in Fig 3(a). As seen from the figure, intensity of PL 
transitions that exist for the as-grown sample
deep-recess. The spectrum however, is seen to reappear for the 
) of the as grown, the 
samples. The current 
initial IDS was 
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‘after anneal’ sample. To zero down to the   
wavelengths involved, the individual spectrum for the ‘as-
grown’ and the ‘after anneal’ samples are plotted in Fig. 3(b) 
and (c) with Gaussian distribution to fit the experimental data. 
The Gaussian fits for the “as-grown’ spectrum de-convolved 
the emission band into three dominant peaks at 370 nm (3.36 
eV), 410 nm (3 eV), and 480 nm (2.6 eV). These transition 
peaks are attributed to radiative recombination of electrons 
from the conduction band edge with holes in the acceptor 
bands (gallium vacancies) that give rise to UV-blue emissions 
as reported in literature [46]. These peaks were extensive for 
the as-grown sample but diminished for the deep-recessed 
sample. The observation is consistent with electrons being 
trapped at deep level states that result from damage due to 
BCl3 plasma for the ‘after-recessed’ sample. The depletion in 
free electrons in turn, results in a decrease in PL transitions 
thereby decreasing the PL intensity. The theory is further 
supported by a decrease in the Hall sheet charge density after 
recess. The annealed sample showed almost identical peak 
positions and intensity in the PL spectrum, suggesting that 
annealing at high temperatures was effective towards 
mitigating the deep level states and electron trapping in the 
epitaxial layers caused by BCl3 plasma. The Hall sheet charge 
density also recovered to ~1013 cm-2 after annealing. Although 
a detailed investigation is required to quantitatively confirm 
the hypothesis, similar observations for plasma damage during 
etch and recovery after anneal for other semiconductor 
technologies do exist in literature [45]. 
IV. RESULTS AND DISCUSSIONS 
With formation of gate and field-plate terminals after the 
recovery of source-drain current, the electrical characteristics 
of the device were measured using a Keysight 1500A 
semiconductor device parameter analyzer. The three terminal 
transfer characteristics of the device (IDS-VGS) with LSD 
(separation between source-drain regrowth edges) = 5.4 μm, 
LG (gate length) = 0.65 μm, and LGD (gate to drain regrowth 
edge separation) = 2.7 μm for a device width of 75 μm is 
shown in Fig. 4(a). The dimensions were confirmed from 
scanning electron microscope (SEM) images. A high ION/IOFF 
ratio of 107, pinch-off voltage of -10 V, and a low off-state 
leakage current of 3x10-8 A/mm were measured for the device. 
The output curves (IDS-VDS) of the device is shown in Fig. 
4(b). A saturated drain current density of 180 mA/mm was 
measured VGS = 2 V and VDS = 15 V. This current density was 
found to increase with decrease in LSD. 
To investigate for dispersion, pulsed I-V measurements 
were carried out in a Keithley 4200-SCS parameter analyzer 
with an on-state pulse width of 5 μs and 0.1% duty cycle. The 
off-state quiescent bias point was set at VGSQ = -15 V (below 
pinch-off) and VDSQ = 15 V (at saturation), where Q in the 
subscript differentiates a pulsed voltage from a DC voltage. 
Negligible dispersion was observed for the devices biased at 
pulsed IV conditions as shown in Fig. 5(a). As expected, the 
pulsed IV drain current at saturation (IDSQ, sat) was higher than 
the corresponding DC values due to the absence of self-
heating. The dispersion characteristics were better compared 
to the unpassivated delta-doped FETs reported in [33]. This is 
primarily due to the fact that the exposed/unpassivated surface 
in the gate-drain access region for the deep-recessed FET, i.e. 
the top facet of the passivation layer, is far-off from the delta-
doped channel. The surface states in this facet are not prone to 
high electric fields from the gate edge. The large separation as 
such, is effective towards suppressing the trapping effects on 
the delta-doped channel from the surface states. The 
phenomenon is further enhanced by the absence of a definite 
β-Ga2O3/dielectric interface on the gate-drain plane that is 
exposed to high fields, which is precisely the situation for the 
surface states of the unpassivated delta-doped FETs. 
To estimate the degree of knee walkout/ on-resistance (RON) 
degradation, difference in RON (ΔRON) for different (VGSQ, 
VDSQ) off-state bias points normalized to RON, (0, 0) (RON 
extracted for (VGSQ, VDSQ) = (0, 0)) for the deep-recessed 
epitaxially passivated FET is compared to an unpassivated 
delta-doped FET in Fig. 5(b). RON was extracted from the 
linear region of the IDS-VDS curve with VGS at 0 V while ΔRON 
was calculated using the equation,  
ΔRON = RON – RON, (0, 0)       (1) 
The pulsed voltage compliance of the measuring instrument 
limited the extraction of RON for the deep-recessed FET to 
VDSQ = 40 V. For the unpassivated FET, the measurement was 
done till VDSQ = 25 V, since the device presented appreciable 
gate leakage beyond 25 V.Compared to the steep increase in 
ΔRON for the unpassivated sample, the percentage change in 
RON is lesser for the deep-recessed sample, i.e. the devices are 
more robust towards RON degradation. The increase in RON at 
high VDSQ for the deep-recessed FET is possibly due to the 
Fig. 5. (a) DC and pulsed IDS-VDS curves at OFF-state bias (VGSQ, VDSQ) = (-
15 V, 15 V). (b) Normalized change in RON vs OFF-state VDSQ is compared 
to an unpassivated delta-doped FET. 
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presence of bulk/buffer traps in the material that are activated 
at high fields and require further analysis. 
To examine the breakdown properties of the deep-recessed 
FETs, the three-terminal off-state voltage breakdown was 
measured using a Keysight B1505A power device analyzer. 
The measurement was initiated after immersing the device 
under test in few drops of Fluorinert liquid to prevent air 
breakdown. For LGD =1.4 μm with the gate biased at -15 V, 
the device broke down catastrophically at VDS = 300 V (Fig. 
6(a)). This translates to an average breakdown field of 2.3 
MV/cm. On the other hand, an unpassivated FET with similar 
charge density (~1013 cm-2) and architecture gave a Schottky 
limited breakdown of 164 V for the same LGD [4]. The deep-
recessed FET therefore, exhibits superior breakdown 
characteristics compared to its unpassivated counterpart.  
2-D TCAD simulations were performed using SILVACO 
Atlas to estimate electric fields within the device at the onset 
of breakdown. A 2-D contour plot of the simulated electric 
field profile at VDS = 300 V and VGS = -15 V is plotted in Fig. 
6(b). As shown in the plot, the field peaks at the field-
plate/passivation edge (point C in the graph). The validation of 
field-plate action for the deep-recess design is shown in Fig. 
6(c) along a horizontal line ‘AB’ from gate to drain. The total 
potential applied to the drain is normalized between the gate 
and the region below the field-plate edge. Since the peak field 
hotspot is not located at the gate edge (drain side), the device 
breakdown is limited by the field-plate/passivation layer edge 
and can be increased further through additional engineering of 
the passivation layer design and electrostatic fields within the 
device. 
V. CONCLUSIONS 
In summary, we have demonstrated a deep-recessed delta-
doped FET with UID β-Ga2O3 as the passivation dielectric 
grown in-situ on the device epitaxial stack. Current depletion 
observed during the deep recess etch of β-Ga2O3 by BCl3 
plasma, attributed to plasma damage that contribute to the 
emergence of deep level states in the material after recess, was 
mitigated through the use of a damage recovery anneal step. 
The FETs displayed negligible dispersion and better 
breakdown features compared to the unpassivated FETs, with 
scope for further improvement. The device architecture 
developed here is indeed promising to explore the potential of 
β-Ga2O3 for next generation power, RF and mm-Wave device 
applications. 
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